This paper explores how fork-join parallelism, as supported by concurrency platforms such as Cilk and OpenMP, can be embedded into a compiler's intermediate representation (IR). Mainstream compilers typically treat parallel linguistic constructs as syntactic sugar for function calls into a parallel runtime. These calls prevent the compiler from performing optimizations across parallel control constructs. Remedying this situation is generally thought to require an extensive reworking of compiler analyses and code transformations to handle parallel semantics.
Introduction
Mainstream compilers, such as GCC [68] , ICC [24] , and LLVM [32] , now support fork-join parallelism [17, 18, 23, 40] , where subroutines can be spawned in parallel and iterations of a parallel loop can execute concurrently on modern multicore machines. In particular, these compilers provide support for the Cilk Plus [21] and OpenMP [5, 54] linguistic extensions for fork-join parallelism. 1 The execution of a fork-join program generates a series-parallel dag [14] of logically parallel tasks. The execution and synchronization of parallel tasks is managed "under the covers" by a runtime system, which typically implements a randomized workstealing scheduler [4, 8, 9, 16 ] to schedule and load-balance the computation among parallel worker threads. Fork-join programs provide serial semantics [16] , and they admit efficient tools to detect "determinacy races" or validate their absence [14, 15, 70] .
But although these mainstream compilers support forkjoin parallelism, they fail to optimize parallel code as well as they optimize serial code. Consider, for example, the parallel cilk_for loop on lines 5-6 in Figure 1a , which indicates that iterations of the loop are free to execute in parallel. In a serial version of this loop, where the cilk_for keyword is replaced by an ordinary for keyword, each of the compilers GCC 5.3.0, ICC 16.0.3, and Cilk Plus/LLVM 3.9.0 observes that the call to norm on line 6 produces the same value in every iteration of the loop, and they optimize the loop by computing this value only once before the loop executes. This optimization dramatically reduces the total time to execute normalize from Θ(n 2 ) to Θ(n). Although this same optimization can, in principle, be performed on the actual parallel loop in the figure, no mainstream compiler performs this code-motion optimization. The same is true when the parallel loop is written using OpenMP, as shown in Figure 1b .
This failure to optimize stems from how these compilers for serial languages implement parallel linguistic constructs. The compiler for a serial language, such as C [28] or C++ [69] , can be viewed as consisting of three phases: a front end, a middle end, and a back end. The front end parses and typechecks the input program and translates it to an intermediate Figure 1 . A function that GCC, ICC, and Cilk Plus/LLVM all fail to optimize effectively. a A Cilk version of the code. The cilk_for loop on lines 5-6 allows each iteration of the loop to execute in parallel. The norm function computes the norm of a vector in Θ(n) time. The call to norm on line 6 can be safely moved outside of the loop, but none of these three mainstream compilers perform this code motion, even though they all do so when the cilk_for keyword is replaced with an ordinary for keyword. b The corresponding OpenMP code.
representation (IR), which represents the control flow of the program as a more-or-less language-independent controlflow graph (CFG) [2, Sec. 8.4.3] . The middle end consists of optimization passes that transform the IR into a moreefficient form. These optimizations tend to be independent of the instruction-set architecture of the target computer. The back end translates the optimized IR into machine code, performing low-level machine-dependent optimizations.
GCC, ICC, and Cilk Plus/LLVM all lower the parallel constructs -transform the parallel constructs to a moreprimitive representation -in the front end. To compile the code in Figure 1a , for example, the front-end translates the parallel loop in lines 5-6 into IR in two steps. (The OpenMP code in Figure 1b is handled similarly.) First, the loop body (line 6) is lifted into a helper function. Next, the loop itself is replaced with a call to a library function implemented by the Cilk Plus runtime system, which takes as arguments the loop bounds and helper function, and handles the spawning of the loop iterations for parallel execution. Since this process occurs in the front end, it renders the parallel loop unrecognizable to middle-end loop-optimization passes, such as code motion. In short, these compilers treat parallel constructs as syntactic sugar for opaque runtime calls, which confounds the many middle-end analyses and optimizations.
Previous approaches
This paper aims to enable middle-end optimizations involving fork-join control flow by embedding parallelism directly into the compiler IR, an endeavor that has historically been challenging [36, 38] . For example, it is well documented [47] that traditional compiler transformations for serial programs can jeopardize the correctness of parallel programs. In general, four types of approaches have been proposed to embed parallelism in a mainstream compiler IR.
First, the compiler can use metadata to delineate logical parallelism. LLVM's parallel loop metadata [41] , for example, is attached to memory accesses in a loop to indicate that they have no dependence on other iterations of the same loop. LLVM can only conclude that a loop is parallel if all its memory accesses are labeled with this metadata. Unfortunately, encoding parallel loops in this way is fragile, since a compiler transformation that moves code into a parallel loop risks serializing the loop from LLVM's perspective.
Second, the compiler can use intrinsic functions to demark parallel tasks. (For examples, see [37, 55, 72] .) Often, either existing serial analyses and optimizations must be shut down when code contains these intrinsics, or the intrinsics offer minimal opportunities for compiler optimization.
Third, the compiler can use a separate IR to encode logical parallelism in the program. The HPIR [7, 72] , SPIRE [29] , and INSPIRE [27] representations, for instance, model parallel constructs using an alternative IR, such as one based on the program's abstract syntax tree [2, Sec. 2.5.1]. Such an IR can support optimizations involving parallel constructs without requiring changes to existing middle-end optimizations. But adopting a separate IR into a mainstream compiler has historically been criticized [39] as requiring considerable effort to engineer, develop, and maintain the additional IR to the same standards as the compiler's existing serial IR.
Fourth, the compiler can augment its existing IR to encode logical parallelism, which is the approach that Tapir follows. Unlike Tapir, all prior research on parallel precedence graphs [66, 67] , parallel flow graphs [19, 65] , concurrent control-flow graphs [34, 53] , and parallel program graphs [59, 60] represent parallel tasks as symmetric entities in a CFG. For the parallel fib function in Figures 2a and 2b, for example, the parallel flow graph in Figure 2c illustrates how forked subcomputations might be represented symmetrically. Some of these approaches struggle to represent common parallel constructs, such as parallel loops [29, 34] , while others exhibit problems when subjected to standard compiler analyses and transformations for serial programs [19, 31, 34, 58, 59, 66, 67] . Existing serialprogram analyses in LLVM, for example, assume that a basic block with multiple predecessors can observe the variables of only one predecessor at runtime. For the parallel flow graph in Figure 2c , however, instructions in the join block must observe the values of x and y from both of its predecessors, as has been observed by [34] . Parallel loops exacerbate this problem by allowing a dynamic number of tasks to join at the same basic block. Previous research [1, 58] has proposed solutions to these problems, including additional representations of the program and augmented analyses that account for interleavings of parallel instructions, but adopt- Comparison between a traditional CFG with symmetric parallelism and Tapir's CFG with asymmetric parallelism. a The Cilk function fib computes Fibonacci numbers. The cilk_spawn on line 19 allows the two recursive calls to fib to execute in parallel, and the cilk_sync on line 21 waits for the spawned call to return. A serial execution of fib executes fib(n-1) before fib(n-2). b A comparable implementation of fib using OpenMP task parallelism. c A CFG for fib that encodes parallelism symmetrically. Rectangles denote basic blocks, which contain C-like pseudocode for fib. Edges denote control flow between basic blocks. The parbegin and parend statements create and synchronize the parallel calls to fib. The br instruction encodes either an unconditional or a conditional branch. True and false edges from a conditional branch are labeled T and F, respectively. The φ instruction, used to support a static-single-assignment (SSA) form of the program (see Section 2), takes as its arguments pairs that associate a value with each predecessor basic block of the current block. At runtime the φ instruction returns the value associated with the predecessor basic block that executed immediately before the current block. d The Tapir CFG for fib, which encodes parallelism asymmetrically. The alloca instruction allocates shared-memory storage on the call stack for a local variable. Section 2 defines the detach, reattach, and sync instructions and the detach, reattach, and continue edge types.
ing these techniques into a mainstream compiler seems to require extensive changes to the existing codebase.
The Tapir approach
This paper introduces Tapir, a compiler IR that represents logical fork-join parallelism asymmetrically in the program's CFG. The asymmetry corresponds to the assumption of serial semantics [16] , which means it is always semantically correct to execute parallel tasks in the same order as an ordinary serial execution. Tapir adds three instructions -detach, reattach, and sync -to the IR of an ordinary serial compiler to express fork-join parallel programs with serial semantics. Figure 2d illustrates the Tapir CFG for the fib function. As with the symmetric parallel flow graph in Figure 2c , Tapir places the logically parallel recursive calls to fib in separate basic blocks. But these blocks do not join at a synchronization point symmetrically. Instead, one block connects to the other, reflecting the serial execution order of the program.
The Tapir approach provides five advantages: 1. Introducing fork-join parallelism into the compiler is relatively easy. 2. The IR is expressive and can represent fork-join control constructs from different parallel-language extensions. 3. Tapir parallel constructs harmonize with the invariants associated with existing representations of serial code.
4. Standard serial optimizations work on parallel code with few modifications. 5. The optimizations enabled by Tapir's parallelism constructs are effective in practice. We discuss each of these advantages in turn.
Ease of implementation
Tapir's asymmetric representation of logically parallel tasks makes it relatively simple to integrate Tapir into an existing compiler's intermediate representation such as LLVM IR [41] . Figure 3 documents the lines of code added, modified, or deleted to implement a prototype of Tapir in LLVM. As Figure 3 shows, Tapir/LLVM was implemented with about 6000 lines, compared to LLVM's roughly 4-millionline codebase. Moreover, fewer than 2000 lines of code were needed to adapt LLVM's existing compiler analyses and transformations to accommodate Tapir.
The breakdown of lines is as follows. The lines for "Instructions" add Tapir's instructions to LLVM IR and adapt LLVM's routines for reading and writing LLVM IR and bitcode files. Conceptually, these changes allow LLVM to correctly compile a Tapir program to a serial executable with no optimizations. The lines for "Memory Behavior" control how Tapir instructions may interact with memory operations, preventing the compiler from creating any races. The lines for "Optimizations" perform any adjustments required for LLVM analyses and transformations to compile a Tapir program at optimization level -O3. Most of these modifications are not necessary for creating a correct executable but are added to allow the compiler to perform additional optimizations, such as parallel tail-recursion elimination (described in Section 4). The lines for "Parallelism Lowering" translate Tapir instructions into Cilk Plus runtime calls and allow the code to be race-detected with a provably good race detector [14] . The lines for "Other" address a bug in LLVM's implementation of setjmp and implement useful features for our development environment.
Expressiveness of Tapir
Tapir can express logical fork-join parallelism in parallel programs that have serial semantics. For example, Figure 2 illustrates how Tapir can express the parallelism encoded by the cilk_spawn and cilk_sync linguistics from Cilk++ [35] and Cilk Plus [21] , as well as the parallelism encoded by OpenMP task and taskwait clauses [5] . Similarly, Tapir can express the parallelism encoded by OpenMP parallel sections [54] and Habanero's async and finish constructs [11] . Tapir can also express parallel loops, including cilk_for loops and OpenMP parallel loops that have serial semantics (described in Section 2). Other parallel constructs can be represented as well, although parallel operations that cannot be expressed in terms of fork-join parallelism, such as OpenMP's ordered clause, cannot be represented directly using Tapir's detach, reattach, and sync instructions. Tapir makes minimal assumptions about the consistency [10, 56] of concurrent memory accesses. Tapir assumes that memory is shared among parallel tasks and that virtualregister state is local to each task. Parallel instructions in Tapir can exhibit a determinacy race 2 [14] if they access the same memory location concurrently and at least one instruction writes to that location. Tapir itself does not fully define the possible outcomes of a determinacy race, and instead defers to existing compiler mechanisms, such as LLVM's atomic memory-ordering constraints [41] , to define whichever memory model they choose. For any targeted runtime system, Tapir relies on a correct implementation of lowering in order to implement the necessary synchronization, but Tapir is oblivious to how that runtime system implements the synchronization.
Serial semantics
By grounding its model of parallelism in serial semantics, Tapir enables common compiler optimizations for serial code to work on parallel code. Intuitively, because Tapir always allows parallel tasks to execute in their ordinary serial execution order, the compiler can to optimize parallel code in any manner that preserves the serial semantics of the program and does not introduce new determinacy races. These mild constraints support common optimizations on parallel code, such as sequentialization, which can be invalid under models of parallelism without serial semantics [71] . Optimizations In practice, we have found that Tapir enables a wide variety of standard compiler optimizations to work with parallel code. The prototype implementation of Tapir/LLVM, for example, successfully moves the call to norm in Figure 1 outside of the loop, just as it would for a serial for loop. As Section 4 discusses, Tapir enables other optimizations, including common-subexpression elimination [ Figure 4 presents the results of comparing Tapir/LLVM and Reference in terms of the "work efficiency" of the compiled benchmarks. To perform this comparison, we compiled each benchmark using each compiler and then ran the executable on a single processing core of a multicore machine to measure its work, the 1-core running time, denoted T 1 . We also used each compiler to compile, run, and measure the 1-core running time of the serial elision [16] of each benchmark, denoted T S , in which the benchmark is converted into a corresponding serial program by replacing all parallel linguistic constructs with their serial equivalents. We then computed the work efficiency of each compiled benchmark, which is the ratio T S /T 1 of the running time T S of the benchmark's serial elision divided by the work T ! of the benchmark. In theory, the maximum possible work efficiency is T S /T 1 = 1, but in practice, quirky behaviors of the compiler and multicore architecture can occasionally produce work efficiencies greater than 1. As Figure 4 shows, for most benchmarks, the executables compiled using Tapir/LLVM achieve equal or higher work efficiency than those compiled using Reference. Moreover, for many benchmarks, and particularly those implemented using parallel loops, Tapir/L-LVM produces executables that achieve nearly optimal work efficiency. Section 6 elaborates on these experiments.
Contributions
This paper makes the following research contributions:
• The design of a compiler IR that represents fork-join parallelism asymmetrically, which enables existing serial optimizations to operate on parallel code and which also enables parallel optimizations.
• The implementation of Tapir/LLVM in the LLVM compiler by modifying about 6000 source lines of code (0.15% of the 4-million-line LLVM codebase).
• The implementation of parallel optimizations such as unnecessary synchronization elimination and parallel-loop scheduling.
• Experiments that demonstrate the advantage of embedding fork-join parallelism into a compiler's IR, as opposed to dealing with parallelism only in the compiler's front end.
Outline
The remainder of this paper is organized as follows. Section 2 describes Tapir's representation and properties. Section 3 discusses how analysis passes can be adapted to operate on Tapir programs. Section 4 describes various optimizations on parallel control flow that Tapir enables. Section 5 describes auxiliary software we developed to exercise and test Tapir/LLVM. Section 6 discusses our evaluation of the effectiveness of Tapir. Section 7 discusses related work. Section 8 provides some concluding remarks. An appendix describes how to set up Tapir/LLVM and how to download and run our suite of application benchmarks.
Tapir
This section describes how Tapir represents logically parallel tasks asymmetrically in the CFG of a program. We define Tapir 
Tapir instructions
Tapir extends LLVM IR with three instructions: detach, reattach, and sync. The detach and reattach instructions together delineate logically parallel tasks, and the sync instruction imposes synchronization on parallel tasks. The three instructions have the following syntax, where b, c ∈ V:
detach label b, label c reattach label c sync The label keywords indicate that b and c are (labels of) basic blocks in V.
The detach and reattach instructions together delineate a parallel task as follows. A detach instruction terminates the block a that contains it and takes a detached block b and a continuation block c as its arguments. The detach instruction spawns the task starting at block b, allowing that task to execute in parallel with block c. The control-flow edge (a, b) ∈ E is a detach edge, and the edge (a, c) ∈ E is a continue edge. A reattach instruction, meanwhile, terminates the block a that contains it and takes a single continuation block c as its argument, inducing a reattach edge (a , c) ∈ E in the CFG. The reattach terminates the task spawned by a preceding detach instruction with the same continuation block. Together, a detach instruction and associated reattach instructions demark the start and end of a parallel task and indicate that that task can execute in parallel with their common continuation block.
For the example in Figure 2d , the detach in the if.else block and the reattach in the det block share the same continuation block cont. Together, this detach and this reattach indicate that the det block is a parallel task which can execute in parallel with the cont block. In general, a parallel task delineated by detach and reattach can consist of many basic blocks in a single-entry subgraph.
The detach and reattach instructions in a CFG obey several structural properties. We say a reattach instruction j reattaches a detach instruction i if i and j share a common continuation block and there is a path from the detached block of i to j. Tapir assumes that every CFG G = (V, E, v 0 ) obeys the following invariants on every detach instruction i and reattach instruction j in G:
1. A reattach instruction reattaches exactly one detach instruction. 2. If j reattaches i, then every path from v 0 to the block terminated by j passes through the detach edge of i, that is, the detach edge of i dominates j. 3. Every path starting from the detached block of i must reach a block terminated by a reattach instruction that reattaches i. 4. If j reattaches i and a path from i to j passes through the detach edge of another detach instruction i , then it must also pass through a reattach instruction j that reattaches i . 5. Every cycle containing a detach instruction i must pass through a reattach instruction that reattaches i. 6. The continuation block of j cannot contain any φ instructions [2, Sec 6.2.4].
These invariants imply that, at runtime, a detach instruction i with detached block b and continuation block c spawns the execution of a detached sub-CFG, which is the single entry sub-CFG starting at b induced by all blocks on paths from b to a reattach instruction that reattaches i.
The dynamic execution of the program organizes memory as a tree of parallel contexts. A new parallel context is created as a child of the current context when control enters a function or follows a detach edge. When control executes a reattach instruction or leaves a function, the context is destroyed and the parent's context becomes the current context. An alloca instruction allocates shared memory in the current context.
The sync instruction synchronizes tasks spawned within its parallel context. At runtime, a sync instruction dynamically waits for the set of sub-CFG's detached in the same parallel context or any of its descendant parallel contexts to reach a reattach instruction. In the Tapir CFG illustrated in Figure 2d , for example, the sync instruction in the cont block simply waits for the execution of the det block to complete. Unlike reattach instructions, sync instructions are not explicitly associated with detach instructions, and they, in fact, can be executed within conditionals. A sync instruction j syncs a detach instruction i if i and j belong to the same parallel context and the CFG detached by i cannot be guaranteed to have completed when j executes. Static single-assignment form LLVM's static single-assignment (SSA) form [2, Sec. 6.2.4] must be adapted for Tapir programs. SSA form ensures that each virtual register is set at most once in a function. LLVM IR employs the φ instruction [2, Sec 6.2.4] to combine definitions of a variable from different predecessors of a basic block. In adapting SSA to Tapir, one concern is that a φ instruction might allow registers defined in the detached sub-CFG to be used in the continuation. A basic block containing a φ instruction must avoid inheriting register definitions from predecessors that are connected by reattach edges. Otherwise, a register in the detached sub-CFG might not have been computed by the time the continuation executes.
We implemented this constraint by simply forbidding reattach edges from going into basic blocks with φ instructions. But what if the continuation c of a detach instruction begins with a φ instruction? In this case, we create a new basic block c containing only a branch instruction to c. We reroute the reattach and continuation edges originally going to c so that they go instead to c . All other edges going to c are left in place.
The reason this solution works is as follows. No reattach edges in the resulting CFG go to blocks containing φ instructions. Because a detached sub-CFG does not dominate any outside block, registers in the detached CFG can only be used in φ instructions of the immediate successors of the detached sub-CFG. Since the continuation is the only immediate successor of the detached sub-CFG and it contains no φ instructions, no registers from the detached sub-CFG may be accessed in the continuation.
Asymmetry in Tapir
The detach and reattach instructions express parallel tasks asymmetrically both syntactically in the structure of the CFG and semantically in the way memory state is managed. Both asymmetries are illustrated in Figure 2d .
First, the CFG detached by a detach instruction is connected by a reattach edge to the continuation block of that instruction, even though they can execute in parallel. For ex-ample, the reattach edge between det and cont in Figure 2d breaks the symmetry between them. Reattach edges reflect the serial semantics of a Tapir program, which dictates that a serial execution of the program executes the detached CFG to completion before starting to execute the continuation block. In fact, the parallel task delineated by a detach and a reattach instruction can be serialized by replacing the detach instruction with an unconditional branch to its detached block and replacing the reattach with an unconditional branch to its continuation block. In contrast, parallel flow graphs and similar previously explored representations join logically parallel tasks in the CFG at a synchronization point. By supporting separate reattach and sync instructions, Tapir decouples the termination of a parallel task from its synchronization.
Second, although memory state is shared among all parallel tasks in Tapir, a virtual register defined in a detached sub-CFG is not accessible in its parent parallel context. For example, the continuation block cont in Figure 2d cannot assume that the register value x0 returned by fib(n-1) in block det is accessible, because the two basic blocks belong to different parallel contexts. Thus, cont must load it again after the sync instruction. Figure 5 illustrates Tapir's default representation of the parallel loops from Figure 1 . As Figure 5 shows, Tapir can represent a parallel loop in the CFG as an ordinary loop, where the head block repeatedly spawns the body block, and the exit block syncs the detached CFG's. Section 4 describes how this representation of parallel loops allows existing compiler loop optimizations to operate on Tapir parallel loops with only minor modifications. Although this loop structure can exhibit poor parallel performance when the loop body is small, separate optimization passes in Tapir/LLVM (see Section 4) transform this parallel-loop representation into a divide-and-conquer form that exhibits good performance.
Parallel loops in Tapir

Analysis passes
This section describes how LLVM's analysis passes can be adapted to operate on Tapir programs. We first discuss constraints on how Tapir programs can be safely transformed. Implementing these contraints on LLVM optimization passes primarily involves adapting standard compiler analyses -specifically alias analysis [2, Ch. 12], dominator analysis [2, Ch. 9] , and data-flow analysis [2, Ch. 9] -to accomodate Tapir's instructions. We describe how each of these analyses was minimally modified to support Tapir.
Constraints on transformations
To be correct, a code transformation on a Tapir program must preserve the program's serial semantics, and it must not introduce any new behaviors into the program's set of behaviors. A program can exhibit more than one behavior if it contains a determinacy race. In general, the result of a determi- nacy race can vary nondeterministically from run to run depending on the order in which the participating instructions access the memory location. To avoid introducing new behaviors, code transformations must not create determinacy races, although they can eliminate determinacy races. Many existing serial optimizations can be adapted to respect these properties by adapting the standard compiler analyses they rely on. We now describe how LLVM's alias, dominator, and data-flow analyses were adapted for Tapir.
Alias analysis
LLVM uses alias analysis [2, Ch. 12] to determine whether different instructions might reference the same locations in memory, and in particular, to restrict the reordering of instructions that access the same memory. Tapir/LLVM modifies LLVM's alias analysis to prevent optimizations that move code around from introducing determinacy races. In particular, Tapir adapts LLVM's alias analysis to treat the instructions as if they access memory. For example, consider an instruction k that performs a load or a store. There are four cases to consider when moving k around either a detach instruction i or a sync instruction j: 1. The instruction k moves from before i to after i. 2. The instruction k moves from after i to before i. 3. The instruction k moves from before j to after j. 4. The instruction k moves from after j to before j. Neither Case 2 nor Case 3 can introduce a determinacy race, because both motions serialize the execution of k with respect to the sub-CFG detached by i. Cases 1 and 4 might introduce a determinacy race, however, if k loads or stores a memory location that is also accessed by the CFG detached by i. To handle Case 1, i is treated as if it were a function call that accesses all memory locations accessed in the CFG detached by i. Similarly, for Case 4, j is treated as if it were a function call that accesses all memory locations accessed by all instructions that j might sync. A reattach instruction is treated as a compiler fence that prevents instructions from moving across it. With these modifications, existing rules in LLVM that restrict reordering of loads and stores properly restrict memory reordering around Tapir's instructions.
Dominator analysis
Ignoring the names of edges, the difference between the CFG G = (V, E, v 0 ) of a Tapir program and the CFG G = (V, E , v 0 ) of its serial elision is the set E − E of continue edges, each of which connects a detach instruction to its continuation. A continue edge short-cuts a detached sub-CFG, changing the continuation's immediate dominator from the detached sub-CFG to the block containing the detach instruction itself. This configuration of detach, reattach, and continue edges looks much like an ordinary if construct in which the detached sub-CFG is conditionally executed. As a result, dominator analysis never concludes that an instruction in a detached sub-CFG can execute before the corresponding continuation block. Data-flow analysis A wide class of code transformations, including those that might move instructions across a reattach edge, rely on dataflow analysis [2, Ch. 9] to examine the propagation of values along different paths through a CFG G = (V, E, v 0 ). Fundamental to data-flow analysis is an understanding of the set of possible program states at the beginning and end of each basic block b ∈ V, denoted in(b) and out(b), respectively.
To illustrate how LLVM's data-flow analyses were adapted to Tapir, let us examine the particular case of forward data-flow analysis. (Backward data-flow analysis is similar.) In an ordinary serial CFG, forward data-flow analysis evaluates in(b) as the union of out(a) for each predecessor block a of b:
To handle Tapir CFG's, data-flow analyses must be adapted specifically to handle reattach edges. Because Tapir's asymmetric representation propagates virtual registers and memory state differently across a reattach edge, the modifications to LLVM data analyses consider registers and memory separately.
For variables stored in shared memory, the standard dataflow equations remain unchanged. Thus, LLVM need not be modified to handle them for Tapir. For register variables, however, LLVM's data-flow analyses must be modified to exclude the values in registers from an immediate predecessor a of a basic block b if the edge (a, b) ∈ E is a reattach edge. Denote the set of reattach edges in E by E R . For a Tapir CFG, forward data-flow analyses define in(b) for register variables as
that is, they ignore predecessors across a reattach edge. With this change, Tapir/LLVM correctly propagates register variables through the CFG, never allowing register values in a basic block to use register values set in a logically parallel detached sub-CFG.
Optimization passes
Tapir enables LLVM's existing optimization passes [42] to work across parallel control flow. It also enables new optimization passes that specifically target Tapir's fork-join parallel constructs. This section discusses four representative optimizations. 
Common-subexpression elimination
The common-subexpression elimination (CSE) optimization identifies redundant calculations and transforms the code so that they are only computed once. For example, the expression (low+high)/2 in Figure 6a is computed in both line 37 and line 38. Tapir/LLVM performs CSE on this code, producing code equivalent to that in Figure 6b . Existing mainstream compilers that support fork-join parallelism do not eliminate this common subexpression, however, and they compute (low+high)/2 twice. Tapir/LLVM can perform CSE across either a continue edge, as in the example, or a detach edge. Like the vast majority of optimization passes in Tapir/LLVM, CSE "just works" on Tapir code without any modifications to LLVM's CSE pass.
Loop-invariant code motion
The loop-invariant code motion (LICM) optimization [48, Sec. 13.2] aims to move computations out of loop bodies if they compute the same value on every iteration of the loop. LICM is responsible, for example, for moving the call to norm in the parallel loop in Figure 1a outside of the loop, as described in Section 1. By adapting LICM to handle parallel loops, Tapir/LLVM reduces the asymptotic serial running time of this parallel loop from Θ(n 2 ) to Θ(n). Tapir/LLVM requires a minor change to LLVM's LICM pass to handle parallel loops. Consider the CFG illustrated in Figure 5 , which models the parallel loops in Figure 1 . For the serial elision of the loop, which would have a similar graph structure except with the continue edge missing, LLVM attempts to find candidate computations to move outside the loop by looking for instructions in the basic blocks of the loop body that dominate the exit block of the loop, such as the block inc in Figure 5 . (The block labeled exit is the exit of the function, not the loop exit.) For a parallel loop, however, this analysis fails to identify any code to move due to the existence of the continue edge. As Figure 5 shows, with the continue edge, blocks in the loop body can never dominate the exit block inc as they could for the serial elision.
Tapir/LLVM modifies LLVM's LICM pass to handle a parallel loop by analyzing the serial elision of the loop, which essentially means ignoring continue edges. For simple parallel loop structures with a single continue edge, such as that shown in Figure 5 , this modification is implemented by finding blocks in the loop body that dominate the predecessors of the loop exit. The modification required changing only 25 lines of LLVM's LICM pass. Tail-recursion elimination Tail-recursion elimination (TRE) [48, Sec. 15 .1] aims to replace a recursive call at the end of a function with a branch to the start of the function. By eliminating these recursive tail calls, TRE can avoid function-call overheads and reduce the stack space they consume. This optimization can especially benefit fork-join parallel programs, as many parallel runtime systems impose additional setup and cleanup overhead on a spawned function.
LLVM's existing TRE pass can perform the TRE optimization on Tapir programs with just a minor modification. Specifically, the modified TRE pass ignores sync instruc- Figure 7 . Example of tail-recursion elimination on a parallel quicksort program. a The Cilk function pqsort sorts an array of integers in the range specified by the start and end pointers. b A version of pqsort where the recursive tail call on line 54 has been replaced by one round of inlining. c A version pqsort where tailrecursion elimination has removed the recursive tail call on line 54. tions after the tail-recursive call. Further, if TRE is applied and ignores a sync instruction, it must then insert a sync instruction before any remaining returns. This modification to LLVM's TRE pass required changing only 68 lines.
To see why these sync instructions can be safely ignored, consider Figure 7 , which illustrates how Tapir/LLVM's TRE pass operates on the pqsort function, a parallel version of Hoare's quicksort algorithm [20] . The original tail-recursive code is shown in Figure 7a . Figure 7b illustrates the result of simply inlining the tail-recursive call. For the inlined code, all return statements are replaced with branches to the join label. Because there is a cilk_sync at the start of join, the cilk_sync on line 71 can be eliminated. call an arbitrary number of times, TRE can safely ignore a cilk_sync instruction after the final tail-recursive call, assuming that it inserts a cilk_sync instruction before all remaining returns.
Parallel-loop scheduling and lowering As discussed above and in Section 2, Tapir effectively represents a parallel loop as a serial loop over a body that is spawned every iteration. Depending on the number of iterations of the loop and the amount of work inside each loop, however, statically scheduling loop iterations in this way may be inefficient. For a parallel loop with a large number of iterations, for instance, it is faster to schedule the iterations in a recursive divide-and-conquer fashion, which produces more parallelism (see [46, Sec. 8.3] . For parallel loops with few iterations, however, the additional function calls required to perform the parallel divide-and-conquer can make the loop run slower than simply spawning off the iterations.
Tapir/LLVM implements a parallel optimization pass that schedules the iterations of a parallel loop using recursive divide-and-conquer, but only if that loop contains sufficiently many iterations. This pass is implemented as part of Tapir/LLVM's 3800-line lowering pass, which translates detach, reattach, and sync instructions into appropriate Cilk Plus runtime calls [22] . In particular, Tapir/LLVM uses the Cilk Plus runtime calls for cilk_for loops [22, Sec 10.7] to schedule parallel loops. Although we could have separated parallel-loop scheduling from lowering, we chose to combine these two passes so that we could perform fair comparisons between Tapir/LLVM and compilers that lower parallel constructs in their front end. We plan to separate the parallel-loop-scheduling and lowering passes in a future version of Tapir/LLVM.
Other optimization passes
Tapir/LLVM implements two minor parallel optimization passes: unnecessary-synchronization elimination and punytask elimination. Unnecessary-synchronization elimination identifies and eliminates sync instructions that could not possibly sync a detached sub-CFG. Puny-task elimination serializes detached sub-CFG's that perform little or no work. If the runtime overhead of creating a parallel task outweighs the work in the task, the task might as well be run serially. Both of these optimization passes were implemented in 52 lines of code by augmenting LLVM's SimplifyCFG pass.
Auxiliary software
This section describes auxiliary software that we developed to exercise and test Tapir/LLVM. Although our research focuses on the middle end of the compiler, we implemented a front end for Cilk Plus. In addition, we developed compiler instrumentation that allows the compiler to interface to a race detector to verify the correctness of the Tapir/LLVM implementation.
To create the front end, we created a modification of the Clang front end called PClang, which translates Cilk Plus codes to Tapir. We also created a version of Clang that can handle some OpenMP codes. PClang handles most of the fork-join control constructs specified by the Cilk Plus programming model, and specifically, enough to run all the benchmarks described in Section 6.
We augmented Tapir/LLVM in two ways to test the correctness of the implementation. First, we modified LLVM's internal verification pass to check that Tapir's invariants are also maintained. Second, we added an instrumentation pass to Tapir/LLVM to allow parallel executables to be tested for determinacy races using a provably good determinacy race detector. This race detector, based on the SP-bags algorithm [14] , is guaranteed to find a determinacy race if an only if one exists in the program execution. The verification pass and race detector helped us locate and fix bugs in Tapir/L-LVM, both within our code and within the underlying LLVM codebase. Tapir/LLVM now passes all tests in LLVM's regression test suites and correctly compiles our own suite of parallel test programs.
The instrumentation pass has proved useful for supporting other dynamic-analysis tools based on Tapir/LLVM. Genghis Chau of MIT adapted the Cilkprof scalability profiler [61] to use Tapir/LLVM and this instrumentation in order to build an integrated development environment with always-on race detection and scalability profiling facilities.
Evaluation
To evaluate the effectiveness of the Tapir approach, we evaluated Tapir/LLVM on 20 benchmarks. The experiments support the contention that Tapir's approach of embedding parallelism in the IR is superior to lowering parallelism in the compiler front end. We could not simply run Tapir/L-LVM against another compiler, such as Cilk Plus/LLVM [23] , which lowers parallelism in the front end, because Cilk Plus/LLVM and Tapir/LLVM differ in more ways than just where they lower parallel constructs. Consequently, to perform an apples-to-apples comparison of these two approaches, we implemented a compiler called "Reference," which is as close to identical to Tapir/LLVM as we could muster, except for where lowering occurs. Figure 8 illustrates the compilation pipelines for Clang/LLVM, Tapir/L-LVM, and Reference.
The first pipeline, Clang/LLVM, has the traditional threephase structure. The Clang front-end takes serial C/C++ code and emits LLVM IR. The -O3 middle-end optimizes the IR, and the CodeGen back-end lowers LLVM IR to machine code for a particular hardware platform.
The second pipeline shows how Tapir/LLVM is organized. The PClang front end takes parallel Cilk Plus code as input and emits Tapir. The middle-end now consists of three steps: -O3 optimization, a Lower pass to lower Tapir to LLVM IR, and another pass at -O3 optimization. The first -O3 pass performs optimizations on the Tapir the lowering pass translates all the Tapir-specific constructs to LLVM IR, and the second -O3 pass performs optimizations on the LLVM IR. Finally, the CodeGen back end lowers LLVM IR to machine code. The third pipeline, called Reference, models how mainstream compilers work today, where parallel constructs are transformed into runtime calls before any optimization can take place. The only difference between Reference and Tapir/LLVM is that the Tapir code emitted by the PClang front end is immediately lowered to LLVM IR before the rest of the Tapir pipeline is invoked. (The second Lower pass in the Reference pipeline therefore has no effect.) Although Reference lowers the parallel constructs early, two iterations of -O3 are included to ensure that the Tapir/L-LVM gains no advantage from optimizing twice. Although one might think that a second pass of -O3 would be redundant, it is not. For example, a simple matrix-multiplication code runs 13% faster after two rounds of optimization compared to just one. And although most benchmarks run faster after two -O3 passes, some actually run slower. Thus, we implemented Reference with the same passes as Tapir/LLVM, except for the initial Lower pass in Reference. This difference only affects parallel code. Serial code passes through both pipelines identically.
Suite Benchmark Description Cilk
Cholesky Cholesky decomposition FFT Fast Fourier transform NQueens n-Queens solver QSort Hoare quicksort RectMul Rectangular matrix multiplication Strassen Strassen matrix multiplication
Intel
AvgFilter Averaging filter on an image Mandel Mandelbrot set computation PBBS CHull Convex hull detBFS BFS, deterministic algorithm incMIS MIS, incremental algorithm incST Spanning tree, incremental algorithm kdTree Performance test of a parallel k-d tree ndBFS BFS, nondeterministic algorithm ndMIS MIS, nondeterministic algorithm ndST Spanning tree, nondeterministic algorithm parallelSF Spanning-forest computation pRange Compute ranges on a parallel suffix array radixSort Radix sort SpMV Sparse matrix-vector multiplication Figure 9 . Descriptions of the 20 benchmarks used to evaluate Tapir/LLVM. These benchmarks were taken from the MIT Cilk benchmark suite [16] , Intel Cilk Plus example programs [25] , and the CMU Problem-Based Benchmark Suite [63] . "MIS" denotes the computation of a maximal independent set of a graph. "BFS" denotes the breadth-first search of a graph.
Benchmarking
To benchmark the compiler pipelines, we assembled a collection of benchmark programs taken from the MIT Cilk benchmark suite [16] , Intel Cilk code samples [25] , and the CMU Problem-Based Benchmark Suite [63] . From these collections, we selected stable programs that tend to exhibit little performance difference when the number or order of optimization passes is changed. Figure 9 describes the suite of benchmarks tested. We compiled each program in our benchmark suite with both Tapir/LLVM and Reference, and we ran them on both 1 and 18 cores of our test machine. Additionally, we compiled the serial elision of each benchmark with each compiler. Each running time is the minimum of 10 runs on an Amazon AWS c4.8xlarge spot instance, which is a dual-socket Intel Xeon E5-2666 v3 system with a total of 60 GiB of memory. Each Xeon is a 2.9 GHz 18-core CPU with a shared 25 MiB L3-cache. Each core has a 32 KiB private L1-data-cache and a 256 KiB private L2-cache. The system was "quiesced" to permit careful measurements by turning off Turbo Boost, dvfs, hyperthreading, extraneous interrupts, etc.
Overall performance
The results of our tests are given in Figure 10 . For the first pair of rows, Reference and Tapir/LLVM produce essentially identical executables when compiling the serial elision of a benchmark. Differences in running times in these rows are due to system noise. The second pair of rows shows that Tapir/LLVM produces executables with better work than Reference on 15 of the benchmarks. Of the remaining 5 benchmarks, 4 demonstrate less than a 1% difference between their work relative to Tapir/LLVM or Reference. The fourth pair of rows elaborates on the results in the second pair to show that Tapir/LLVM produces executables with nearly optimal work efficiency (within 1%) on 12 of the benchmarks, whereas Reference does so on only 2. The third and fifth pairs of row show that Tapir/LLVM generally produces executables with similar or better parallel speedups than those produced by Reference. The biggest slowdown created from Tapir/LLVM's compilation occurs on Cholesky, for which the executable produced by Tapir/LLVM has 4% more work than that produced by Reference. In investigating this benchmark, we found that LLVM runs a handful of optimizations on each function before the middle-end optimization and lowering passes in either Tapir/LLVM or Reference. Although these early optimizations have little effect on most programs, they reduce the work of the Reference-compiled Cholesky executable by approximately 20%. Although we experimented with several ways to implement lowering in Reference before these early optimizations, the resulting compilers consistently exhibited bugs on other benchmarks in the suite. In our final design for Reference, we placed the initial lowering pass as early as we could muster while still ensuring that Reference could compile all benchmarks correctly.
Related work
This section describes related work in representing parallelism in a compiler IR and in analyzing and optimizing parallel programs.
Various prior research explores compiler optimizations on unstructured parallel threads. For example, some researchers have explored how to find and remove unnecessary synchronization in Java programs [3, 57] . Joisha et al.
[26] present a technique to detect instructions that are unaffected by parallel threads and can be safely optimized across unstructured parallel control flow. In contrast, our work on Tapir focuses on compiler optimizations for structured parallelism, namely fork-join parallel programs with serial semantics. Although fork-join parallelism may be more restricted than unstructured parallel threads, Tapir demonstrates that many of the optimizations for serial code easily extend to fork-join parallelism. Enabling similar optimiza-tions for unstructured parallel threads appears to be a much harder problem.
Some previous work on compiler optimizations for forkjoin parallel programs evaluate which instructions can safely execute in parallel [1] based on concurrency mechanisms supported by a particular memory model. For example, Barik et al. [6, 7] use interprocedural analysis to perform various optimizations affecting critical sections of X10 and Habanero-Java programs. Rather than dealing with the complexities of general concurrency mechanisms, Tapir enables compiler optimizations for an easy-to-understand situation: when the optimization respects the serial semantics of the program and does not introduce determinacy races. Compared with general concurrency mechanisms, well-structured parallelism seems to offer a less onerous path to performance.
Khaldi et al. [30] modify LLVM IR to support Open-SHMEM parallel programs with the aim of achieving performance in modern network interconnects that support efficient data transfers for partitioned global address spaces (PGAS). Based on the SPIRE methodology [29] for representing parallel code, they augment functions, basic blocks, instructions, identifiers, and types in LLVM IR with execution, synchronization, scheduling, and memory-layout information. In contrast, Tapir models fork-join parallelism for shared-memory multicores, a conceptually simpler context than PGAS systems, and extends LLVM IR minimally using only three instructions. Once again, the Tapir's strong assumption of a fork-join programming model with serial semantics that compiles to a flexible multicore architecture seems to provide both performance and simplicity, albeit at the cost of scalability to huge cluster-based supercomputers that lack strong memory-consistency guarantees.
In contrast with much of the work referenced above, Chatarasi et al. [12] focus, as Tapir does, on fork-join programs with serial semantics. Specifically, they examine polyhedral optimizations on OpenMP programs with serial semantics. By combining dependency and happens-before analyses, they manage to enable traditional polyhedral optimizers to work on parallel loops, much as Tapir enables common middle-end compiler optimizations to work on parallel code.
Conclusion
To conclude, we would like to leave the reader with three interesting considerations regarding the nature of asymmetry in parallelism, the future of parallel optimizations, and extensions of Tapir-like systems to other models of parallel programming.
Reasoning about logically parallel tasks asymmetrically based on serial semantics can sometimes simplify the understanding of a parallel program's behavior. When a task is spawned to execute in parallel with another, it is natural to reason about the logically parallel tasks as symmetric, because their instructions can execute in any relative order. For parallel programs with serial semantics, however, it is always valid to execute the program on a single processor, which asymmetrically executes one parallel task to completion before starting the other. Serial semantics encourage an asymmetric representation of parallel control flow that is similar enough to its serial elision that most common analyses and transformations for serial programs work on parallel constructs with little or no modification. In particular, serial semantics enables common optimizations on parallel code that can be invalid under other models of parallelism [71] .
One of the great benefits of Tapir is that its strategy for representing parallelism makes it easy to write optimization passes specifically for parallel code. Section 4 briefly mentioned some parallel optimization passes we implemented, including parallel-loop scheduling and unnecessary-sync elimination. In addition to helping close the performance gap between serial and parallel versions of code, we hope that the introduction of Tapir will encourage the development and implementation of many more parallel-optimization passes.
Finally, Tapir allows fork-join parallel programs to benefit from both serial and parallel optimizations. Moving forwards, it is natural to wonder whether other models of parallelism, such as pipeline parallelism [13, 33, 49] or datagraph computations [43-45, 51, 52, 62, 64] , can take advantage of the Tapir approach.
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A. Artifact description A.1 Abstract
This guide describes how to set up Tapir/LLVM and how to download and run our suite of application benchmarks. In particular, this guide focuses on setting up and running three software components:
• the Tapir/LLVM compiler, • the PClang front end to Tapir/LLVM, and • the suite of 20 Cilk application benchmarks described in Figure 9 . We provide instructions to download and build Tapir/LLVM and PClang. We also provide instructions to download the application benchmark suite and run the Tapir/LLVM compiler on that suite.
We have built and tested Tapir/LLVM, PClang, and the test suite on an x86_64 shared-memory multicore machine running Linux. We provide instructions for obtaining Tapir/LLVM and PClang from our GitHub repositories and setting up the compiler on such a machine. Due to the complexity of the LLVM compiler on which Tapir/LLVM is based, building Tapir/LLVM requires significant computational resources: approximately 50 GiB of disk, 12 GiB of RAM, and anywhere from a few minutes to a couple of hours, depending on the machine. We also provide instructions for obtaining a copy of our test suite from a tarball.
We provide scripts to run all application benchmarks and evaluate the performance results to produce a table of Tapir/LLVM results similar to those in Figure 10 . Running all of the tests takes approximately 7 hours. Because we are continuing to develop the Tapir/LLVM compiler, the performance results will not precisely match those in Figure 10 .
A.2 Description
Check-list (artifact meta information):
• Program: The application benchmark suite includes the 20 Cilk programs described in Figure 9 . Packaged with this suite are scripts for compiling and running the tests using the Tapir/LLVM compiler and PClang front end. This suite is publicly available through a tarball, which is approximately 12 GiB in size.
• Compilation: Our main software artifact is the Tapir/LLVM compiler. The source code for both Tapir/LLVM and its associated PClang front end are publicly available from GitHub. Due to the complexity of the underlying LLVM and Clang codebases, building Tapir/LLVM and PClang from source requires significant computational resources, even though the changes to implement Tapir/LLVM amount to only about 6000 lines of code.
• Data set: The application benchmark suite includes all necessary data sets to run the applications.
• Run-time environment: Both Tapir/LLVM and the benchmark suite employ the Intel Cilk Plus runtime system, which is available on several modern Linux distributions via a mainstream package. The evaluation also employs several Linux commands which are similarly available through mainstream packages. We have built and tested Tapir/LLVM on Ubuntu 16.04 and Fedora 24. Root accesses is not required to install Tapir/LLVM, PClang, or the application benchmark suite, but it is required to install the Intel Cilk Plus runtime system and auxiliary Linux commands.
• Hardware: We have built and tested Tapir/LLVM on an x86_64 system. A shared-memory multicore system is required to execute the compiled benchmarks in parallel.
• Output: Running the benchmark tests produces a table of performance results similar to Figure 10 . These performance results are likely to vary between machines. Moreover, because we are continuing to develop Tapir/LLVM and PClang, these performance results will not perfectly match the values in Figure 10.
• Experiment workflow: We provide scripts with the application benchmark suite to run the tests and aggregate the results. The total running time of this experiment is approximately 7 hours on an AWS c4.8xlarge instance, but can vary between machines.
• Experiment customization: You can run separate sets of tests within the benchmark suite. You can also write your own programs to compile using Tapir/LLVM and PClang. The PClang front end supports a variant of the Cilk programming language and produces Tapir code that can be processed and optimized by Tapir/LLVM.
• Publicly available?: Tapir/LLVM and PClang are publicly available on GitHub. The test suite is publicly available via a tarball.
How delivered: You can download and build Tapir/L-LVM and PClang from our GitHub repositories, and you can download the application benchmark test suite from a tarball. Although Tapir represents a relatively small modification to the LLVM compiler, it inherits a good deal of complexity from the underlying LLVM software infrastructure. The instructions below aim to streamline the process of building and testing Tapir/LLVM in spite of this complexity.
Hardware dependencies: Tapir/LLVM, PClang, and the test suite have been built and tested to run on x86_64. A shared-memory multicore system is needed to evaluate the parallel performance of programs compiled using Tapir/LLVM.
Software dependencies: We have tested Tapir/LLVM, PClang, and the test suite on Ubuntu 16.04 and on Fedora 24. Building Tapir/LLVM and PClang requires cmake and a C/C++ compiler. The test script uses taskset and numactl to quiesce the system for running each benchmark, specifically, to mitigate the effects of hyperthreading and NUMA on the execution of the tests. The test script also uses bc to calculate derived values from the measured running times of the tests.
Datasets: The tarball of application benchmarks includes all necessary data sets to execute these applications.
A.3 Building Tapir/LLVM from source
